Metal assisted anodic etching (MAAE) of Si in HF, without H 2 O 2 , is demonstrated. Si wafers were coated with Au films, and the Au films were patterned with an array of holes. A Pt mesh was used as the cathode while the anodic contact was made through either the patterned Au film or the back side of the Si wafer. Experiments were carried out on P-type, N-type, P + -type and N + -type Si wafers and a wide range of nanostructure morphologies were observed, including solid Si nanowires, porous Si nanowires, a porous Si layer without Si nanowires, and porous Si nanowires on a thick porous Si layer. Formation of wires was the result of selective etching at the Au-Si interface. It was found that when the anodic contact was made through P-type or P + -type Si, regular anodic etching due to electronic hole injection leads to formation of porous silicon simultaneously with metal assisted anodic etching. When the anodic contact was made through N-type or N + -type Si, generation of electronic holes through processes such as impact ionization and tunnelling-assisted surface generation were required for etching. In addition, it was found that metal assisted anodic etching of Si with the anodic contact made through the patterned Au 
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Accepted Manuscript Nanoscale www.rsc.org/nanoscale Metal assisted chemical etching (MACE) has been the focus of much recent research, due to its flexibility in producing features such as high aspect ratio nanowires, 1, 2 nanopores, 3 tilted nanowires, 4 and spirals 5 in a simple and inexpensive wet etching process. Si nanostructures made using MACE have been incorporated into a wide range of devices, including devices for energy storage, [6] [7] [8] sensing, 9, 10 and advanced electronics. 11, 12 In the MACE process, noble metals (e.g. Au, Ag, Pt) are used to localize etching of Si in the presence of a solution of HF and an oxidant, typically H 2 O 2 . It is generally accepted that this localized etching occurs because the metal catalyses the reduction of the oxidant to provide electronic holes that migrate from the metal to the Si to participate in the oxidation reaction that leads to Si etching.
There are two different Si nanowire morphologies generally observed when MACE is used, highly porous nanowires that are photoluminescent and solid nanowires. It has been found that the porosity of Si nanowires depends on many factors, including the resistivity of the wafer, oxidant type, and etchant composition. In general, highly doped Si wafers tend to form nanowires that are more porous than those formed in low to moderately doped N-type and P-type Si substrates, regardless of the oxidant type and concentration used. [13] [14] [15] An alternative method of forming photoluminescent porous Si for optoelectronic devices, without nanowire formation, is to anodically etch Si in an electrochemical cell. 16, 17 Unlike MACE, anodic etching does not involve the use of an oxidant, but consists of an HF solution alone. Anodic etching also does not require a metal to act as a catalyst. In anodic etching, an electrical potential is applied to the Si using an external power supply, which drives electronic holes to the etchant/Si interface so that Si dissolution occurs. Holes are majority carriers in Ptype Si, so they are readily available to cause etching under anodic bias. However, holes are minority carriers in N-type Si, and thus, do not substantially contribute to Si dissolution under an anodic bias. Previous research have shown that porous Si cannot be formed from N-type Si, unless illumination or a high reverse bias are used to increase the hole concentration through electron-hole generation or breakdown. 18 A few studies have combined MACE and anodic etching to produce Si nanowires. In these experiments, an external electrical bias is added to the traditional MACE process without eliminating the oxidant in etchant solutions. This external bias can provide an additional hole supply, leading to accelerated etching, 19, 20 or can be used to reduce lateral etching away from the metal coated area in conventional MACE. 21 Nanowire and nanopore formation have also been shown to be possible by substituting the oxidant in MACE with an external bias. [22] [23] [24] However, these studies were relatively limited in scope and in some cases, the contribution of the external bias to the etching of the Si was not clear due to the use of Ag and Cu nanoparticles [22] [23] , which are known to dissolve in HF solution and etch Si when they re-precipitate, even in the absence of H 2 O 2 . 25 In addition, application of a bias to the metal in a conventional anodic etching configuration was not investigated in these studies.
Although MACE and anodic etching have both been widely used in research, the details of their etching mechanisms are not well understood. 26, 27 Indeed, researchers have acknowledged that a comprehensive study combining the electronic and chemical aspects of MACE is required to fully understand the etching mechanism. 22, 27 For this reason, we have carried out experiments on metal assisted anodic etching (MAAE) of Si, using the two experimental configurations shown in Figure 1 . Si substrates were coated with perforated Au films and subjected to anodic etching in a HF solution. Au is stable in HF and does not dissolve and re-deposit during the etching processes 28, 29 (See Supplementary Information Section I). Also, besides anodic contact to the Si substrate (Fig. 1a) , the use of a continuous, perforated film allows application of an anodic bias to the noble metal (Fig. 1b) . This allows comparison and contrasting of the effects of hole generation at Au/Si interfaces and electrolyte/Si interfaces, and allows separate investigation of the effects that electronic and chemical processes have on the nanostructures formed in MAAE. This, in turn, provides insights into the mechanisms of MACE and conventional anodic etching.
Results and Discussion

A. Establishing the Schottky barrier heights
Based on the analysis of previous reports, 27, 29, 30 The main difference between the series of reactions in (1) and (2) is that 4 holes are required to dissolve a single Si atom in reaction (1) whereas only 2 holes are required to do the same in reaction (2) . Previous studies 29, 30 have suggested that, generally, both reactions are involved in MACE, so the average number of holes required to dissolve a Si atom can range between 2 to 4.
Because most of the injected holes lie near the Au-Si interface for metal assisted chemical etching, the fastest dissolution of Si takes place under the metal. If a perforated Au film is used, the un-etched Si protrudes through the holes in the film, leading to the formation of Si nanowires.
In the process of metal assisted dissolution of Si described above, it should be noted that charge transfer takes place through two interfaces, the Au/Si interface and the etchant/Si interface. Therefore, the details of the electronic band structures of these two interfaces are required to quantitatively understand the etching process. Figs. 2b and 2c show examples of the general energy band diagrams for these two interfaces. It can be seen that they are basically Schottky junctions. 34, 35 Note that the axis for Y = 0 is arbitrarily fixed with respect to the Au/Si and etchant/Si interfaces, while X = 0 is fixed with respect to the Au/HF interface. This convention will be used throughout the rest of the paper.
In order to determine the Schottky barrier heights for each junction, we make use of the experimental J-V a (current density vs applied voltage) trends obtained for various experimental configurations and samples, shown in Fig. 2d and 2e. The theoretical trends for currents passing through Schottky junctions with barrier heights of 0.76eV and 0.82eV (dashed lines) are also plotted in Fig. 2d , and are given by,
where A* refers to the Richardson's constant (120 A/cm 2 K 2 ), T is the temperature, k is Boltzmann's constant, q is the elementary charge and V a refers to the applied voltage (negative 7 for reverse bias and positive for forward bias). B refers to the Schottky barrier height and is represented by φ and ψ for the Au/Si and etchant/Si interfaces, respectively (Figs. 2b and 2c).
As can be seen in Fig. 2d , the J-V a curves for all of the samples initially follow Eq. (3).
However, as the values of J and V a rise, the experimental trends deviate increasingly from the calculated trend. This is because, at large J, the J-V a relationship becomes dominated by the resistance of the HF solution and the bulk Si instead of the interface 34 . This portion of the J-V a trend is ohmic and thus, shows up as a curve in the semi-log graph shown in Fig. 2d .
Nevertheless, the experimental J-V a curves at small applied voltages conform to Eq. Au/P-Si forms an ohmic contact, 38 and therefore, the applied voltage is primarily dropped across the etchant/P-Si interface. As additional proof of this, the J-V a characteristics for anodic etching of P-type Si in HF solution without the perforated Au was measured and from Fig. 2d and 2e, it can clearly be seen that the J-V a characteristics for anodic etching of P-Si in HF with and without the perforated Au is the same. This implies that the etchant/P-Si interface is current limiting, and therefore B = ψ P = 0.76eV. Unlike the case with Au/N-Si interface, however, we were unable to verify this value with Mott-Schottky plots for the HF/P-Si interface as the standard reference electrodes of commercial electrochemical measurement systems, such as the porous glass plug, are susceptible to damage by the HF electrolyte. It should be noted, however, that the result is in reasonable agreement with the previous reported value of 0.62eV. 39, 40 Given that the band gap (E c -E v ) of Si is 1.12eV, φ P and ψ N were found to be 0.3eV and 0.36eV, respectively. 
B. P-type Si (P-Si) substrates
When P-type Si substrates were subjected to electrochemical anodic etching, it was found that a minimum voltage of 0.3V was required before appreciable Si etching (J ≥ 1mA/cm 2 ) occurred, regardless of where the anodic contact was made ( Fig. 2d and 2e) . Once the applied voltage crossed this threshold, for the case in which the perforated Au was the anodic contact, the contrast in Fig. 3a suggests that the Si nanowires were solid, and the wires remained straight.
However, when the contact was made through Si, two cases were observed. For V a = 0.3V, the Si nanowires were similar to those obtained with the perforated Au contact, with no porous Si formed under the perforated Au (Fig. 3b) . However, if V a > 0.3V, a thick layer of porous Si was found under the perforated Au film (Fig. 3c ) and the Si nanowires were highly porous with rough sidewalls and more bending. (Fig. 3d ).
It is also worth noting that in all cases, including results involving other types of Si substrates discussed in the following sections, the diameters of the nanowires correlate very well with the diameters of the holes in the perforated Au film. Any differences between the two dimensions cannot be easily resolved with SEM, like in the case of MACE Si nanowires 1, 29, 43, 44 .
In addition, the etching is very uniform across the entire substrate (see Supplementary Information I).
To understand these results, it is necessary to turn to electronic band diagrams for the Turning to the specific case of P-type Si with the perforated Au anodic contact, electronic holes could pass easily from Au to Si, since the interface is effectively ohmic with a low Schottky barrier of 0.3eV. 38 Thus, the applied voltage, V a , is mainly dropped across the etchant/P-Si interface. An examination of the etchant/P-Si interface in Fig. 4b reveals that for V a = 0, a potential barrier of V bi = ψ P -(E F -E C ) prevents significant hole current from crossing the interface and participating in the Si dissolution reaction. However, with the application of V a , this potential barrier is reduced such that when V a ≥ 0.34V, J ≥ 1mA/cm 2 , based on computations from Eq. (1). This is in line with our observation from experiments that J > 1mA/cm 2 only when Fig. 2d and 2e ).
Since the rate of Si dissolution was faster than the injection rate of holes, 29 the injected holes were not able to diffuse significantly away from the Au/Si interface before being consumed in reaction (1) or (2). In addition, the energy barrier, β, introduced by the perforated Au film at the surface of Si would have further discouraged the diffusion of holes away from the Au/P-Si interface. Therefore, the majority of the holes injected into Si through the perforated Au were involved in the dissolution of Si directly underneath the perforated Au, leading to a highly selective etching process which results in the solid nanowires seen in Fig. 3a .
The etching process described above is similar to that for MACE, with the difference being that the holes for MACE are produced by the reduction of H 2 O 2 , whereas the holes for MAAE are supplied by an external power source. It is, therefore, not surprising to find that the Si nanowires obtained in Fig. 3a resemble those obtained through MACE of Si. 27, 33, 45, 46 Unlike the case of anodic contact through the perforated Au, when the anodic contact is made through the Si, holes are not supplied through the perforated Au mesh but through the bulk of the Si. As a result, the holes no longer need to pass through the Au/P-Si interface to enter the Si substrate, but are free to move to the Au/P-Si interface and the etchant/P-Si interface from the backside of the substrate (Fig. 5) . However, for a significant amount of holes to travel to the etchant/Si interface for the dissolution of Si, the applied voltage has to reduce the Schottky barrier, V bi , substantially (Fig. 5a ). As in the case of the perforated Au anodic contact, V a ≥ 0.34 V is required for J ≥ 1mA/cm 2 to flow through the electrochemical etching circuit. This explains the experimental observation that J ≥ 1mA/cm 2 when V a ≥ 0.3V for MAAE of P-Si substrates with anodic contact made through Si ( Fig. 2d and 2e ).
For the P-Si substrates used in this study,
is still a potential barrier of 0.16eV for holes to overcome to reach the etchant/Si interface ( Fig.   5a ). On the other hand, no barrier exists at the Au/Si interface (Fig. 5b) . Therefore, for V a = 0.3V, holes are attracted to the Au/Si interface and cause a higher etch rate for the Si under the perforated Au than in the regions where the Si is uncoated (Fig. 5c ). Note that etching of the Si in the uncoated regions is essentially regular anodic etching, which leads to the formation of porous Si. Therefore, in this case, no porous Si formation is expected, which is in agreement with the morphology of the nanowires shown in Fig. 3b .
Once V a reaches 0.4V (i.e. V a ≥ V bi ), the potential barrier at the etchant/P-Si interface is reduced to 0.06V, and there is no longer an energy barrier preventing holes from reaching the etchant/P-Si (Fig. 6a) . Therefore, the etchant/P-Si interface, like the Au/P-Si interface (Fig. 6b) , attracts holes and Si dissolution also takes place at the regions not covered by the Au (Fig. 6c ).
This effectively leads to regular anodic etching, and porous Si formation occurs in these areas.
As porous Si is formed, HF will permeate through the pores and new etchant/P-Si interfaces will form so that anodic etching continues. Because of the high resistivity of porous Si, most holes will not be able to reach the porous Si formed at the original etchant/P-Si interface to cause complete dissolution of the porous Si there. Moreover, the formation of porous Si is isotropic and can eventually undercut the perforated Au. Therefore, as the porous Si grows thicker under the perforated Au, more and more of the applied voltage is dropped across the highly resistive porous Si layer, such that it eventually insulates the perforated Au, effectively ending the selective etching process that generates the nanowires (Fig. 6c) .
In 
C. N-type Si (N-Si) substrates
When MAAE was performed on N-type Si substrates, it was found that a much higher voltage was required to produce the same etching current density when the anodic contact was made through the Si rather than the perforated Au (Fig. 7a) . The J-V a plot for the case of Si anodic contact suggests that the etching current was produced by a voltage breakdown at the Au/N-Si interface. However, the breakdown voltage observed here is much lower than the value typically reported for Au/N-Si diodes (≈100V). 47 Nevertheless, the solid Si nanowires that formed in both cases exhibit similar characteristics of vertical and smooth sidewalls without any trace of a porous Si layer (Figs. 7b -7d ). At higher current densities, the N-Si nanowires fabricated using MAAE (anodic contact made through the Si) appeared to be more porous and mechanically weaker (Fig. 7e) than those fabricated at lower current densities. Fig. 9b) and cause sufficient holes to be generated near the Schottky interfaces for
Si dissolution. This reverse-bias breakdown accounts for the observation that much higher voltages are required to obtain the same etching current density for Si anodic contact as compared to perforated Au anodic contact. The electric field crowding effect explains why the breakdown voltages observed in our study are much lower than those commonly reported for Au/N-Si diodes.
Because of the band bending at the surface of the Si shown in Fig. 4a , most of the generated holes will be confined to the region of Si directly under the Au, so that preferential etching of N-Si under the perforated Au will take place. However, when the concentration of the generated holes is high enough, many holes will overcome the energy barrier, β, and diffuse from the Au/N-Si interface to the bare Si surface to cause porous Si formation there. For this reason, at high applied voltages, which lead to high concentrations of generated holes (reflected as high current density), the Si nanowires are more porous and mechanically weaker, as observed in Fig. 7e .
To test the proposed model, the breakdown voltages of the perforated-Au/N-Si and continuous-Au/N-Si interfaces in dry conditions (i.e. no HF) were investigated and compared. As can be seen in Fig. 10a , the perforated-Au/N-Si interface breaks down at lower voltages as compared to the continuous-Au/Si interface. This is because the perforated Au film has many more edges, causing it to be more susceptible to the field crowding effect.
To quantitatively account for MAAE in N-type Si, with the anodic contact connected through Si, we first assume that the rate limiting step in the etching process is the generation of holes through reverse bias breakdown and not the rate of Si dissolution through reactions (1) and (2). This assumption was previously shown to be valid in MACE 29 and will be validated later for MAAE of N-type Si using a Si anodic contact. Based on the model described above, the expected current injected per unit area at the Au/N-Si interface under reverse bias can calculated as 34
The second term in Eq. (5) accounts for Schottky barrier lowering due to the image force 34 and K s is the dielectric constant of the material (11.8 for Si), ε 0 is the permittivity of space (8.85 x 10 -14 F/cm). ξ s is the electric field strength at the surface of the Si (Y = 0) and is given by
where the current (J) due the breakdown, is given by
and where V BR is the breakdown voltage and g is a constant. Both V BR and g are empirically determined values 34 . Rewriting Eq. (7) in logarithmic form, we obtain 0 ln 1 ln ln
Figs. 10b and 10c show that the experimental trend for ln (1-J 0 /J) vs ln (V a ) follows Eq.
(8) very well except at high values of J and V a , for which the resistances associated with the rest of the circuit (e.g. etchant, bulk Si etc.) distorted the J vs V a trend to a linear relation 34 (Fig. 10c) .
From Fig. 10b , we were able to obtain g = 1.4 x 10 -14 and V BR = 8.5 V.
To further verify our analysis, we have also conducted the same experiments and analysis on Si samples coated with perforated Pt instead of perforated Au (see Supplementary
Information Section II) and obtained V BR = 5.6 V, which is in good agreement with the breakdown voltage of 5 V previously reported for Pt/N-Si interfaces subjected to electric field crowding effects. 48 Moreover, it can be observed from Fig. 10c that the J-V a trends do not vary significantly with the concentration of the HF solution for the range of V a tested, suggesting that the rate limiting step is the hole generation process and not the dissolution process, which validates the assumption made above in development of the quantitative model.
D. Heavily doped P-type (P + ) and N-type (N + ) Si substrates
When P + and N + Si substrates were subjected to electrochemical anodic etching in HF with perforated Au anodic contacts, the results were similar to those previously obtained for lightly doped P-type and N-type Si substrates (Fig. 11 ). The only difference in this case was that the Si nanowires appeared to be more porous and were standing on top of a layer of porous Si.
Given that this was seen for heavily doped substrates but not lightly doped substrates, even though the etching current density and voltage were similar for both, it follows that the formation of this porous layer was caused by material properties rather than process parameters.
It has previously been suggested that dopants in Si can cause defect sites 50 that lower the energy barrier for Si dissolution, 51 thereby leading to the formation of pores in the Si. In this case, it is not surprising to observe porous layers underneath the Si nanowires in MAAE, as heavily doped substrates have a much higher concentration of dopants as compared to lightly doped samples (≈10 5 times for the samples used in this study).
When the anodic contact was changed to Si, the morphologies of the nanostructures obtained on P + and N + Si were very different. For the case of P + Si, highly porous Si nanowires were obtained on a thick porous Si layer (Fig. 12a) , while for N + Si, a thick porous layer was obtained with very short Si nanowires on top of it (Fig. 12b) . These observations suggest differences in the mechanism of anodic etching of P + and N + Si substrates.
For P + substrates, anodic etching takes place because of the injection of holes from the contact into the Si. Much like the case of P-type substrates shown in Fig. 6c , because of the ohmic nature of the Au/P + and etchant/P + interfaces, the injected holes will cause regular anodic etching and MAAE to take place simultaneously. The end result is therefore similar for both cases, with the formation of porous P + -Si nanowires and a porous layer underneath.
Unlike the case for P-type Si, however, holes can freely travel past the etchant/P + -Si interface at all voltages and hence, there is no threshold voltage below which the formation of porous Si is suppressed (see Supplementary Information Section I). Once again, metal assisted anodic etching effectively ceases once the highly resistive porous Si reaches a thickness large enough to effectively insulate the Au/P + -Si interface from the applied voltage.
In contrast, anodic etching of N + -Si substrates depends on the surface generation of electron-hole pairs at the etchant/N + -Si interface to provide the holes necessary for Si dissolution. 52, 53 This surface generation process incorporates tunnelling (Fig. 13a) , as the energy required for an electron to jump from the valence band to the conduction band in this way is less than the band gap. As a consequence, the rate of surface generation can be much larger than the rate of the thermal generation in Si. However, since this process depends on tunnelling, substantial surface generation of holes, and therefore, anodic etching of Si in HF at low applied voltages, can only take place for N + substrates with doping concentrations above 10 18 /cm 3 .
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Note that the J-V a trend for electrochemical etching of N + -Si is ohmic regardless of where the anodic contact is made, much like the case of P-Si and P + -Si.
As in the case for N-type Si (Fig. 4a) , the Au/N + -Si interface provides a lower energy level for the surface generated holes to fall to, thus creating an electric field that sweeps the generated holes toward the Au/N + -Si interface and enhancing the etching of Si under the Au, i.e.
MAAE. Unlike the case for N-type Si, however, the generation of holes does not take place at the edges of the perforated Au film (i.e. X = 0), where the newly created holes can be rapidly swept by the electric field to the Si under the Au, but takes place, instead, across the entire etchant/N + -Si interface. Therefore, most of the generated holes will be consumed in the formation of porous Si (regular anodic etching) at the etchant/N + -Si interface before they are swept to the Au/N + -Si interface to be used in MAAE (Fig. 13b) . The net result is, therefore, more rapid formation of porous Si through regular anodic etching, relative to the rate of metal assisted anodic etching. This, in turn, prevents significant nanowire formation (Fig. 13b) .
It is also worth noting that the anodic etching rates of heavily doped Si substrates in HF at high current densities appear to be strongly dependent on the exposed crystallographic planes.
As can be seen from Fig. 12 , dendrite branching in <113> directions from a central <100> channel can be observed in the porous layer of the Si, and also in the Si nanowires. In addition, instead of obtaining Si nanowires, electrochemical anodic etching of N + -Si was found to produce regular nanotubes/ nanorings (Fig. 12b) . Dendritic porous Si structures have previously been observed for regular anodic etching of lightly doped N-type Si in an organic electrolyte using illumination on the backside of the wafer. 26 However, a linkage between this result and the result reported here is not clear. This is the first time that aligned dendritic structures have been found in Si nanowires formed using electrochemical etching of Si.
Conclusions
The formation of Si nanowires through the use of metal assisted anodic etching was investigated. Results obtained for varions substrate types and for anodic contact through perforated Au or through the silicon substrate are summarized in Table 1 .
Using J-V a plots, the Schottky barrier heights of the Au/Si and etchant/Si interfaces were determined and energy band diagrams were constructed using the measured barrier heights.
These, together with the observed morphologies of etched Si nanowires and substrates, were then used to show that mechanisms of electrochemical anodic etching of Si with the anodic contact made through the perforated Au is effectively the same as the mechanisms of the MACE process, regardless of the substrate doping type.
In these cases, holes required for Si dissolution reactions were injected into the Si via the perforated Au film, which led to them being concentrated directly under the perforated Au. As a result, the etch rate was much faster for Si under the perforated Au than in uncoated Si regions.
Solid nanowires were obtained for lightly doped substrates (of either N or P type), and no porous Si layers were observed. Etching of heavily doped Si (of either N or P type) led to formation of porous nanowires on top of porous layers in the substrate.
In contrast, when anodic contact to P-Si was made through the Si, both regular anodic etching and MAAE took place. If the applied voltage was below a threshold voltage V bi , MAAE dominated and relatively solid P-Si nanowires were obtained with little or no porous P-Si formed.
However, if the applied voltage was above the threshold voltage, regular anodic etching and MAAE were concurrent and highly porous Si nanowires were formed on top of thick porous Si layers. It was argued that this happens below the threshold voltage, when the Au/P-Si interface was ohmic but the etchant/P-Si interface was not. If the applied voltage exceeds the threshold values, both interfaces become ohmic.
For N-Si, when the anodic contact was made through Si, solid nanowires formed with no porous Si underlayers, similar to the case when N-Si was etched with the anodic contact made through the perforated Au film. However, the formation mechanisms were different and it was proposed that the holes required for MAAE with Si anodic contact were generated when electric field crowding occurred at the edges of the perforated Au, causing reverse bias breakdown at relatively low applied voltages. Using standard analyses from semiconductor physics, the proposed model was shown to agree well with experimental data.
Results obtained for P + -Si with anodic contact through the Si were the same as results for P-Si: porous Si nanowires formed over a thick porous Si layer. Unlike the case for P-Si, however, there was no threshold voltage below which MAAE could dominate over regular anodic etching, as both the Au/P + -Si and etchant/P + -Si interfaces were ohmic at all applied voltages.
Lastly, electrochemical anodic etching of N + -Si with Si anodic contact led to formation of very short Si nanowires on top of a very thick porous Si layer, indicating that regular anodic etching dominated the etching process. It was argued that this is because the holes required for Si dissolution were generated at the etchant/N + -Si interface and thus, most of them were consumed in the formation of porous Si before they could diffuse or drift to the Au/N + -Si interface. This study shows that the morphology of the nanowires and the silicon layer underneath obtained through MAAE depends strongly on the site of hole injection and the electronic energy levels at the metal/Si and etchant/Si interfaces. Analyses of the effects of band structures at the Au/Si and etchant/Si interfaces can be used to explain the results of both MAAE and MACE, and create a unifed understanding of electrochemical etching in both cases. 
Materials and methods
Substrate preparation:
Four types of (100) Si wafers including P-type (boron-doped, 10-20 Ω·cm), P + -type was applied using spin-coating.
The trilayer stack was then exposed using Lloyd's mirror interference lithography 46 . The system uses a 325nm wavelength helium-cadmium laser. Two exposures at perpendicular angles were carried out to yield an ordered array of resist pillars, after which the wafers were developed in Developer CD 26 (DOW Chemical). All the wafers with patterned resist were then treated with a series of reactive ion etching recipes to transfer the pattern from the resist to the ARC layer 45 .
20nm-thck Au films were then deposited onto the wafers using e-beam evaporation (Airco Temescal CV-8). After metal deposition, the remaining ARC posts were removed by immersing and sonicating the samples in heated N-methyl-2-pyrrolidone (NMP), leaving an Au film with a square periodic array of circular holes on top of the Si substrate. Ohmic contacts for P-Si and N-Si substrates were made using a thick layer (>100 nm) of Au and Al, respectively.
Etching and characterization:
The samples were cut into 1×1.5cm 2 strips. A DC power supply (Agilent E3612A) was used to apply a bias during MAAE, and the I-V characteristics of the process were acquired. The etchant was composed of HF (49%, VWR) and de-ionized (DI) water.
Unless indicated otherwise, the concentration of HF used was 4M and the total volume of the etchant was kept at 70mL. Experimental configuration in which the contact was made through the Si is shown in Fig. 1a . A platinum mesh is used as a counter electrode. The sample was sealed between a Teflon cell and a copper plate, with the Au-coated side of the wafer exposed to the etchant solution. The exposed area of the sample was 0.7cm 2 . The copper plate was connected to the positive end of the power source, and the Pt counter electrode was connected to the negative end to complete the circuit.
The experimental configuration for contact through the perforated Au films is shown in Fig. 1b . The Si sample was suspended in the solution with an area immersed in the solution of approximately 0.7cm 2 . An Au wire was fixed in place using a clip and was used to contact the patterned Au film, so that the electric current could only go through the Au on the top surface of the Si. After etching, the samples were removed from the etchant solution and rinsed with DI water multiple times before being dried using a nitrogen gun. SEM images were made using a Zeiss/Leo Gemini 982 SEM. 
